

# CMOS Low-Power Monostable/Astable Multivibrator

High Voltage Types (20-Volt Rating)

CD4047B consists of a gatable astable multivibrator with logic techniques incorporated to permit positive or negative edge-triggered monostable multivibrator action with retriggering and external counting options.

Inputs include <u>+ TRIGGER</u>, -TRIGGER, ASTABLE, ASTABLE, RETRIGGER, and EXTERNAL RESET. Buffered outputs are  $\overline{Q}$ , Q, and OSCILLATOR. In all modes of operation, and external capacitor must be connected between C-Timing and RC-Common terminals, and an external resistor must be connected between the R-Timing and RC-Common terminals.

Astable operation is enabled by a high level on the ASTABLE input or a low level on the ASTABLE input, or both. The period of the square wave at the Q and Q Outputs in this mode of operation is a function of the external components employed. "True" input pulses on the ASTABLE input or "Complement" pulses on the ASTABLE input allow the circuit to be used as a gatable multivibrator. The OSCILLATOR output period will be half of the Q terminal output in the astable mode. However, a 50% duty cycle is not guaranteed at this output.

The CD4047B triggers in the monostable mode when a positive-going edge occurs on the + TRIGGER-input while the -TRIGGER is held low. Input pulses may be of any duration relative to the output pulse.

If retrigger capability is desired, the RETRIGGER input is pulsed. The retriggerable mode of operation is limited to positive-going edge. The CD4047B will retrigger as long as the RETRIGGER-input is high, with or without transitions (See Fig. 34).

An external countdown option can be implemented by coupling "Q" to an external "N" counter and resetting the counter with the trigger pulse. The counter output pulse is fed back to the ASTABLE input and has a duration equal to N times the period of the multivibrator.

A high level on the EXTERNAL RESET input assures no output pulse during an "ON" power condition. This input can also be activated to terminate the output pulse at any time. For monostable operation, whenever  $V_{DD}$  is applied, an internal power-on reset circuit will clock the Qoutput low within one output period (t<sub>M</sub>).

The CD4047B-Series types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

# Features:


- Low power consumption: special CMOS oscillator configuration
- Monostable (one-shot) or astable (free-running) operation
- True and complemented buffered outputs
- Only one external R and C required
- Buffered inputs
- 100% tested for quiescent current at 20 V
   Standardized, symmetrical output
- characteristics 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

# Monostable Multivibrator Features:

- Positive- or negative-edge trigger
   Output pulse width independent of trigger pulse duration
- Retriggerable option for pulse width expansion
- Internal power-on reset circuit
- Long pulse widths possible using small RC components by means of external counter provision
- Fast recovery time essentially independent of pulse width
- Pulse-width accuracy maintained at duty cycles approaching 100%

### **Astable Multivibrator Features:**

- Free-running or gatable operating modes
- 50% duty cycle



Oscillator output available

CD4047B Types

- Good astable frequency stability: Frequency deviation:
  - $\begin{array}{l} = \pm 2\% + 0.03\%^{\circ}C @ 100 \, kHz \\ = \pm 0.5\% + 0.015\%^{\circ}C @ 10 \, kHz \\ (circuits "trimmed" to frequency \\ V_{DD} = 10 \, V \pm 10\%) \end{array}$

# Applications:

Digital equipment where low-power dissipation and/or high noise immunity are primary design requirements:

- Envelope detection
- Frequency multiplication
- Frequency division
   Frequency discriminators
- Frequency discrimination
   Timing circuits
- Time-delay applications

# **RECOMMENDED OPERATING CONDITIONS**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	4			-Lik	IITS	THUR
				MIN,	MAX.	UNITS
Supply-Voltage Range (For T <sub>/</sub> Range)	A = Full Pac	kage-Tempe	erature	3	18	ý.
NOTE: IF AT 15 V OPERATIO TEMPERATURE SHOL					RATING	

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)		
Voltages referenced to V <sub>SS</sub> Terminal)		
INPUT VOLTAGE RANGE, ALL INPUTS		0.5V to VDD +0.5V
DC INPUT CURRENT, ANY ONE INPUT		
POWER DISSIPATION PER PACKAGE (PD):		
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	***************************************	500mW
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$	Derate Linearity a	at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR		
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (A	I Package Types)	100mW
OPERATING-TEMPERATURE RANGE (TA)		
STORAGE TEMPERATURE RANGE (Tstg)		65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case	o for 10s max	+265°C


-					
	TERMI	CTIONS	OUTPUT	OUTPUT PERIOD OR PULSE WIDTH	
FUNCTION	TO V <sub>DD</sub> TO V <sub>SS</sub>		INPUT TO		
Astable Multivibrator:				<u> </u>	
Free Running	4,5,6,14	7,8,9,12	-	10,11,13	$t_A (10, 11) = 4.40  \text{RC}$
True Gating	4,6,14	7,8,9,12	5	10,11,13	$t_{A}^{2}(13) = 2.20 \text{ RC}^{\#}$
Complement Gating	6,14	5,7,8,9,12	4	10,11,13	
Monostable Multivibrator:				1	
Positive-Edge Trigger	4,14	5,6,7,9,12	8	10,11	9
Negative-Edge Trigger	4,8,14	5,7,9,12	6	10,11	t <sub>M</sub> (10,11) = 2.48 RC
Retriggerable	4,14	5,6,7,9	8,12	10,11	
External Countdown*	14	5,6,7,8,9,12		10,11	

### CD4047B FUNCTIONAL TERMINAL CONNECTIONS NOTE: IN ALL CASES EXTERNAL RESISTOR BETWEEN TERMINALS 2 AND 3A EXTERNAL CAPACITOR BETWEEN TERMINALS 1 AND 3A

A See Text.

\* First positive  $\frac{1}{2}$  cycle pulse-width = 2.48 RC, see Note on Page 3-134.

\* Input Pulse to Reset of External Counting Chip External Counting Chip Output To Terminal 4






Fig. 2—CD4047B logic diagram.






Fig. 3—Detail logic diagram for flip-flops FF1 and FF3 (a) and for flip-flops FF2 and FF4 (b).






# STATIC ELECTRICAL CHARACTERISTICS

ſ

CHARAC-	co	CONDITIONS LIMITS AT INDICATED TEMPERATURES (°C)					LIMITS AT INDICATED TEM					
TICS	vo	VIN	VDD						+ 25		UNITS	
	(v)	(V)	(%)	-55	-40	+ 85	+ 125	Min.	Тур.	Max.		
Quiescent	—	0,5	5	1	1	-30	30	-	0.02	1		
Device Cur-	—	0,10	10	2	2	60	60		0.02	2	μA	
rent, I <sub>DD</sub>	—	0,15	15	4	4	120	120		0.02	4		
Max.	-	0,20	20	20	20	600	600	—	0.04	20		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_		
(Sink)	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_		
Current I <sub>OL</sub> Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	mA	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		1	
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	—	]	
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	—	]	
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	]	
Output Volt-	_	0,5	5		0.05				0	0.05		
age: Low-		0,10	10		0.0	)5			0	0.05	1	
Level V <sub>OL</sub> Max.		0,15	15	0.05					. 0	0.05	-	




# STATIC ELECTRICAL CHARACTERISTICS (CONTINUED)

CHARAC-	CO	DITIO	NS	LIMITS AT INDICATED TEM			IPERA <sup>-</sup>				
TICS	vo	VIN	VDD						+ 25		UNITS
	(V)	(V) (V) (V)	-55	-40	+ 85	+ 125	Min.	Тур.	Max.		
Output Volt-		0.5	5		4.95				5		
age: High-		0,10	10		9.95			9.95	10	_	1
Level, V <sub>OH</sub> Min.	—	0,15	15	14.95 14.95				15	-	· V	
Input Low	0.5,4.5	-	5		1.5					1.5	
Voltage, VIL	1,9	_	10	3			_	_	3	1	
Max.	1.5,13.5	—	15		4			-	—	4	1 v 1
Input High	0.5,4.5	-	5		3.5			3.5	—		1
Voltage,	1.9	—	10		7			7	_	_	1
V <sub>IH</sub> Min.	1.5,13.5	-	15	11			11	—	_	1	
Input Cur- rent I <sub>IN</sub> Max.	_	0,18	18	±0.1	±0.1	±1	±1	_	± 10 <sup>5</sup>	±0.1	μΑ



# $C_{\rm L} = 50 \ pF, \ R_{\rm L} = 200 \ k\Omega$


CHARACTERISTIC	V <sub>DD</sub> (V)	Γ	UNITS		
		MIN.	TYP.	MAX.	UNITS
Propagation Delay Time, teht, telh	5		200	400	
Astable, Astable to Osc. Out	10	-	100	200	
·	15	-	80	160	
	5	-	350	700	1
Astable, Astable to Q, Q	10	-	. 175	350	
	15	-	125	250	
	5		500	1000	1 .
+ or - Trigger to Q, Q	10	-	225	450	
· · · · · · · · · · · · · · · · · · ·	15	-	150	300	
	5	-	300	600	1
Retrigger to Q, Q	10	-	150	300	1
	15	-	100	200	
	5		250	500	1
External Reset to Q, Q	10	-	100	200	ns
	15	-	70	140	1
Transition Time, tTHL, tTLH	5		100	200	1
Osc. Out, Q, Q	10	<b>—</b> .	50	100	
	15	-	40	80	
Minimum Input Pulse	5	-	200	400	1
Width, t <sub>w</sub>	10	-	80	160	
+ Trigger, - Trigger	15		50	100	
·····	5		100	200	
Reset	10	-	50	100	
	15	_	30	60	
	5	-	300	600	1
Retrigger	10	- 1	115	230	
	15	—	75	150	
Input Rise and Fall Time, tr,tr		1			
All Trigger Inputs					
For + Trigger: tr	5	- 1	270	_	
t, only is unlimited	10	_	18	-	
	15	_	9	_	μs
For - Trigger: t,	5		325		,
tr only is unlimited	10		9	_	
	15	_	4	-	
Q or Q Deviation from 50%	5		±0.5	±1	
Duty Factor	10	_	±0.5	±1	%
-	15	_	±0.1	±0.5	
Input Capacitance, CIN	Any Input		5	7.7	pF




3

COMMERCIAL CMOS HIGH VOLTAGE ICS


AMBIENT TEMPERATURE (TA)=25°C





 I3— I ypical astable oscillator or Q, Q period accuracy vs. supply voltage.

CD4047B Types






Fig. 26—Typical power dissipation vs. output frequency ( $V_{DD} = 5 V$ ).




Fig. 29—Quiescent device current test circuit.

# 1. Astable Mode Design Information

A. Unit-to-Unit Transfer-Voltage Variations — The following analysis presents variations from unit to unit as a function of transfer-voltage (V<sub>TP</sub>) shift  $(33\% - 67\% V_{DD})$  for free-running (astable) operation.




Fig. 32—Astable mode waveforms.

$$t_1 = -RC \ln \frac{V_{TR}}{V_{DD} + V_{TR}};$$

typically ,  $t_{\uparrow} = 1.1 \text{ RC}$ 

$$t_{2} = -RC \ln \frac{V_{DD} - V_{TR}}{2V_{DD} - V_{TR}};$$
  

$$typically, t_{2} = 1.1 RC$$

$$t_{A} = 2(t_{1} + t_{2})$$

$$= -2 \text{ RC In} \frac{(V_{\text{TR}})(V_{\text{DD}} - V_{\text{TR}})}{(V_{\text{DD}} + V_{\text{TR}})(2V_{\text{DD}} - V_{\text{TR}})}$$




Fig. 27—Typical power dissipation vs. output frequency ( $V_{DD} = 10 V$ ).




Fig. 30-Input-voltage test circuit.

Typ: V <sub>TR</sub> = 0.5 V <sub>DD</sub>	t <sub>A</sub> = 4.40 RC
Min: V <sub>TR</sub> = 0.33 V <sub>DD</sub>	t <sub>A</sub> = 4.62 RC
Max: VTR = 0.67 VDD	t <sub>A</sub> = 4.62 RC

thus if  $f_A = 4.40 \text{ RC}$  is used, the variation will be +5%, -0% due to variations in transfer voltage.

B. Variations Due to  $V_{DD}$  and Temperature Changes — In addition to variations from unit to unit, the astable period varies with  $V_{DD}$  and temperature. Typical variations are presented in praphical form in Figs.11 to 16 with 10% as reference for voltage variations curves and 25°C as reference for temperature variations curves.

II. Monostable Mode Design information The following analysis presents variations from unit to unit as a function of transfer-voltage ( $V_{TR}$ ) shift (33% — 67%  $V_{DD}$ ) for one-shot (monostable) operation.




Fig. 33—Monostable waveforms.

3-135





Fig. 28—Typical power dissipation vs. output frequency ( $V_{DD} = 15$  V).



test circuit.

$$1' = -RC \ln \frac{VTR}{2V_{DD}}$$

typically, t<sub>1</sub>' = 1.38 RC

3

COMMERCIAL CMOS

HIGH VOLTAGE ICs

$$t_{M} = (t_{1'} + t_{2})$$
  
$$t_{M} = -RC \ln \frac{(V_{TR})(V_{DD} - V_{TR})}{(V_{TR})(V_{DD} - V_{TR})}$$

 $(2V_{DD} - V_{TR})(2V_{DD})$ 

where  $t_M = Monostable mode pulse width. Values for <math>t_M$  are as follows:

Typ: V <sub>TR</sub> = 0.5 V <sub>DD</sub>	t <sub>M</sub> = 2.48 RC
Min: V <sub>TR</sub> = 0.33 V <sub>DD</sub>	t <sub>M</sub> = 2.71 RC
Max: $V_{TR} = 0.67 V_{DD}$	t <sub>M</sub> = 2.48 RC

thus is  $t_{M} = 2.48$  RC is used, the variation will be +9.3%, -0% due to variations in transfer voltage.

Note:

In the astable mode, the first positive half cycle has a duration of  $t_M$ ; succeeding durations are  $t_A/2$ .

In addition to variations from unit to unit, the monostable pulse width varies with  $V_{DD}$  and temperature. These variations are presented in graphical form in Fig. 19 to 26 with 10 V as reference for voltage-variation curves and 25°C as reference for temperature-variation curves.

### III. Retrigger Mode Operation

RETRIGGER

The CD4047B can be used in the retrigger mode to extend the output-pulse duration, or to compare the frequency of an input signal with that of the internal oscillator. In the retrigger mode the input pulse is applied to terminal 12, and the output is taken from terminal 10 or 11. As shown in Fig. 34 normal monostable action is obtained when one retrigger pulse is applied. Extended pulse duration is obtained when more than one pulse is annilied

ed when more than one pulse is applied.

larger than the CMOS "ON" resistance in series with it, which typically is hundreds of ohms. In addition, with very large values of R, some short-term instability with respect to time may be noted.

The recommended values for these components to maintain agreement with

previously calculated formulas without

C ≥ 100 pF, up to any practical value, for

 $C \ge 1000 \text{ pF}$ , up to any practical value for

In the standby mode (Monostable or

Astable), power dissipation will be a func-

trimming should be:

monostable modes.

VI. Power Consumption

 $10 \text{ k}\Omega \leq R \leq 1 \text{ M}\Omega$ 

astable modes;

92C\$ - 2002 9RI

tion of leakage current in the circuit, as shown in the static electrical characteristics. For dynamic operation, the power needed to charge the external timing capacitor C is given by the following formulae:

Astable Mode:

 $P = 2CV^{2}f$ . (Output at terminal No. 13)  $P = 4CV^{2}f$ . (Output at terminal Nos. 10 and 11)


Monostable Mode:

$$P = \frac{(2.9CV^2) (Duty Cycle)}{T}$$

(Output at terminal Nos. 10 and 11)


The circuit is designed so that most of the total power is consumed in the external components. In practice, the lower the values of frequency and voltage used, the closer the actual power dissipation will be to the calculated value.

Because the power dissipation does not depend on R, a design for minimum power dissipation would be a small value of C. The value of R would depend on the desired period (within the limitations discussed above). See Figs. 27, 28, and 29 for typical power consumption in astable mode.



Chip dimensions and pad layout for CD4047B

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3}$  inch).



For two input pulses,  $t_{RE} = t_1' + t_1 + 2t_2$ . For more than two pulses, the output pulse width is an integral number of time periods, with the first time period being  $t_1' + t_2$ , typically, 2.48RC, and all subsequent time periods being  $t_1 + t_2$ , typically, 2.2RC.


### **IV. External Counter Option**

Time  $t_M$  can be extended by any amount with the use of external counting cir-

cuitry. Advantages include digitally controlled pulse duration, small timing capacitors for long time periods, and extremely fast recovery time. A typical implementation is shown in Fig. 35. The pulse duration at the output is

$$t_{ext} = (N - 1)(t_A) + (t_M + t_A/2)$$

where  $t_{ext}$  = pulse duration of the circuitry, and N is the number of counts used.



### V. Timing-Component Limitations

The capacitor used in the circuit should be non-polarized and have low leakage (i.e. the parallel resistance of the capacitor should be at least an order of magnitude greater than the external resistor used). There is no upper or lower limit for either R or C value to maintain oscillation.

However, in consideration of accuracy, C must be much larger than the inherent stray capacitance in the system (unless this capacitance can be measured and taken into account). R must be much

# **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.